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A simple technique for deciding equivalence of two dpda's from different classes 
is presented by constructing an intermediate machine and checking it against each 
of the original machines, Using this technique, a simple algorithm is found for 
deciding equivalence of two dpda's, one of which is l-turn. This algorithm ay be 
contrasted with the more general but much more complicated algorithms presented 
by Greibach and Friedman and by Oyamaguchi, Inagaki, and Honda. ©1984 
Academic Press, Inc. 
1. INTRODUCTION 
The equivalence problem for deterministic ontext-free languages remains 
open despite extensive research. In an effort to solve it, various procedures 
deciding equivalence were proposed and shown to work when the two given 
languages are from a certain deterministic subfamily (cf., eg., Harrison, 
Havel, and Yehudai, 1979; Oyamaguchi, Inagaki, and Honda, 1981; Valiant, 
1974). In some cases such procedures were later generalized to work even 
when only one of the given languages i  known to be in the subfamily (where 
the other is an arbitrary deterministic language) (Greibach and Friedman, 
1979; Oyamaguchi, Ignaki, and Honda, 1980, 1981). These generalizations 
are often quite complicated, and involve several stages (Greibach and 
Friedman, 1979; Oyamaguchi et al., 1981). An overview of the algorithm of 
(Oyamaguchi et al., 1981) may be found in Section 7. 
* A prel iminary version of this paper was presented at the Int. Colloq. Automata  Lang. & 
Programming in Acre, 1981. 
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In this paper we present a very simple technique which we call the inter- 
mediate machine construction, and use it to solve the equivalence problem 
for two dpda's, one of which is 1-turn. This result is a special case of the 
decidability of equivalence for two dpdas one of which is finite turn 
(Greibach and Friedman, 1979; Oyamaguchi et al., 1981). Our decision 
procedure, which was obtained independently (and first announced in 
(Itzhaik and Yehudai, 1981), is much simpler, and it is hoped that our 
technique may be shown to be applicable to other cases. 
An intermediate machine M', for two given dpdas M and M is a dpda that 
is constructed from M and M' and satisfies the following two conditions: 
(a) M ~- )Q if and only if M ---- M' and M --- M' and 
(b) It is possible to decide both whether M---M'  and M---M'. 
Intuitively M' must be in a class that lies between those of M and 1~, so 
that deciding M-= M' and /~r ~ M' is easlier than deciding M- /~.  M' 
should somehow simulate M or 1Q so that (a) is satified. 
In the case of a dpda M and a 1-turn dpda jilt, the intermediate machine 
M' is constructed as follows: M' simulates M, but it knows whether or not, 
on the input being considered, 34 has made its only turn. After )Q makes its 
turn M' continues the simulation without increasing its stack. We will show 
that M is equivalent to 34 if and only if they are both equivalent to M'. Then 
we check equivalence of M' versus each of the original machines. It turns 
out that both these equivalences may be checked using techniques similar to 
that of Valiant (1974), since M' is sufficiently "similar" to both M and _M. 
Section 2 lists some of the preliminary definitions needed in our presen- 
tation. In Section 3 we discuss the construction of M'. Section 4 reviews 
parallel stacking (Valiant, 1974; Beeri, 1976) and the following two sections 
describe the two decision procedures for the equivalence of )14 and M' and of 
M and M', respectively. Finally, in Section 7, we conclude with our main 
result and some comments. 
2. PRELIMINARIES 
We briefly list the definitions of dpdas and finite-turn dpdas; e denotes the 
empty word. A dpda is a 7-tuple M = (Q, 2~, F, 6, So, Zo, F), where Q, 27, and 
F are, respectively, finite sets of states, input symbols, and stack symbols, so 
is the initial state, Zo in F is the initial stack symbol. F c Q x ( / 'u  {e}) is 
the set of accepting or final modes and 6: Q x (~ u {e}) x F-~ Q x / '% the 
transition function, is a partial function satisfying the determinism condition: 
if 6(s, e,A) is defined then for all a C ~, 6(s, a,A) is not defined. If the deter- 
minism condition is not required, then M is a pushdown automaton (pda). 
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If fi(s, ~r, A) = (s', y), we usually write (s, A )~ (S',  y). This transition rule 
of M has mode (s, A) and input z~. If  zc = e the transition rule is called an e- 
rule, and (s,A) is an e-mode. Otherwise (s,A) is a reading-mode. We may 
assume all modes in F to be reading modes (except hose with empty stack). 
We also assume that if (s,A)~"(s',y) then y=e,  and if (s,A)~ a (S',y) 
then [yl~< 2. 
A pair (s, wA), s in Q, A in F, w in / ' *  is a configuration with mode (s, A) 
while (s, e) is a configuration with mode (s, c). Configuration c -- (s, w) has 
state s and stack w. The stack height of c is [c[ = [w I. 
I f  (S, A) ~ (S',  y) is a transition rule, then we write (s, wA) ~ (s, wy) for 
any w in / ' *  and call it a move of M which reads z~, and if zc = e we call it an 
c-move. A derivation (or an a-derivation) c~ ~ c'  is a sequence of such 
moves through successive configurations, where a is the concatenation of the 
input symbols read by the moves; a may be omitted if it is irrelevant. 
The language L(c) accepted from a configuration c is L (c )= 
{a ~ S*]c ~ c', mode (c') ~ F}, and L(M) = L((s o, Zo) is the language 
accepted by M; here configuration es = (s o, z0) is the initial configuration of 
M. A configuration is reachable if e s ~"  e for some a. 
Two configurations c and e' are equivalent (e =-e'), if L(e)=L(e'), and 
two dpdas M and M'  are equivalent (M - M') ,  if L(M) = L(M'). 
A dpda is called finite-turn if there is a bound on the number of times the 
direction of the stack movement can change. More precisely, a derivation is 
an upstroke if no single move in it decreases the height of the stack and a 
downstroke if no move increases the height of the stack. A dpda is k-turn if 
every derivation in M starting from the initial configuration can be 
segmented into ~<k + 1 strokes alternating in direction. A dpda is finite-turn 
if it is k-turn for some k/> 1. We will assume a finite-turn dpda to be in a 
normal form such that the number of turns made in any derivation es -~" e is 
uniquely determined by the state of the configuration e. This number will be 
called the order of e (cf. Valiant, 1974; Beeri, 1976). 
We will be particularly interested in 1-turn dpdas, sometimes referred to as 
linear dpdas. It should be noted that not all deterministic linear context free 
languages are accepted by such a device. The following linear context free 
language is accepted by a dpda, but not by a finite-turn dpda: 
L = (a+b+)*Lo(a+b+) *, where L o : {a"b"ln > 0}. 
3. CONSTRUCTION OF THE INTERMEDIATE MACHINE M'  
Before we present the construction of M ' ,  we need the following lemma 
which is adapted from the work of Valiant on regularity tests (Valiant, 
1975). 
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LEMMA 1. Let M be a dpda. There exists an integer l (depending upon 
M) such that for  each pair of  configurations c o and c with c o -> c and 
[c I - [c o [ > l either 
(i) One can eliminate a segment f rom the top l symbols o f  c obtaining 
a configuration c' such that 
Co-+ e', le'l <lcl, and c' = c 
(ii) there is an infinite collection e 1, c 2 ..... o f  pairwise inequivalent 
configurations with c o ~ c i, for  i >1 1. 
Proof. Valiant (1975) proved this result for Co=C= (initial 
configuration). The same proof holds for any c o , and in particular the bound 
1 is independent of c 0. The segment to be removed may be computed from 
the state and top 1 symbols of the stack. For other variations of this lemma 
cf. (Harrison and Yehudai, 1979; Itzhaik and Yehudai, 1982). II 
Note that if L(co) is regular then case (ii) is impossible. Hence the height 
of configurations in derivations tarting from c o may be controlled. This fact 
plays an important role in the following construction. 
Let M be a dpda and M a 1-turn dpda. We construct a new dpda M' that 
acts as follows. Given any input string a, M' simulates M while it also 
remembers the state and stack top of 3~t. This is done until M makes its first 
erase move (i.e., 3~t makes its first and only turn). Suppose M is in 
configuration c = (S, w) now. Then L(c) must be regular if M---M, since the 
equivalent configuration ? of 3~t can only start derivations that never increase 
the stack height. Then M' enters a new mode of operation. It simulates M, 
but riever increases its stack. Whenever the stack in M grows, M'  stores the 
extra symbols in the finite state control. Whenever the number of extra 
symbol grows beyond l, M' will consult the top l symbols and remove a 
segment of them so that the new configuration is equivalent to the old one, 
provided 3Tt = M. 
It follows that 
LEMMA 2. Let M be a dpda, M a 1-turn dpda and let M '  be defined 
from M and ~t as above. M = M if and only if M = M'  and ~Q =- M'.  
4. PARALLEL STACKING 
The decision procedures for M-M'  and M-M'  are carried out using 
the parallel stacking technique of Valiant (1974). We now review the 
technique before showing its applicability to our cases. For more details see 
(Valiant, 1974; Beeri, 1976). 
Valiant (1974) introduced the paraliel stacking technique to simulate two 
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dpdas by a single pda. The basic idea is to simulate at each point in time 
configurations c 1 and e 2 (of M1 and M2, respectively) in one configuration 
denoted (el, ez) and to make sure that e~ = e 2 if and only if no computation 
starting from (c~, c2) will accept. To do this we must accept when exactly 
one of the original machines accepts (or when the simulated configurations 
are such that we can somehow know they are inequivalent.) 
Valiant used parallel stacking to prove the decidability of the equivalence 
problem for two finite turn dpdas (Valiant, 1974). The technique was subse- 
quently improved by Beeri (1976), who turned what used to be a partial 
decision procedure into a decision procedure. 
Parallel stacking works as follows: Given dpdas M 1 and M 2 we first form 
their disjoint union M = (Q, 22, F, 3, So, Z0, F). Now we describe a new pda 
N to simulate M 1 and M 2. In general, each configuration of N simulates two 
configurations of M. The stack of N has two tracks and there is a state of M 
associated with each of them. The stack is also divided into segments of 
bounded size separated by ceilings. Each ceiling occupies both tracks and 
contains a pair of modes, which are the modes of the two tracks at the time 
the ceiling was created, and a pair of indicators (X, Y)~ {L,R }z. The 
indicator X specifies that the left track above the ceiling is to be associated 
with the X track below (where L stands for left and R for right). Similarly 
for Y and the right track. The indicators may be used to uniquely 
reconstruct, from N's configuration the two configurations of M being 
simulated. Note that if X = Y in one of the ceilings, then in each segment 
below it only one of the tracks will contribute to these configurations of M; 
N can manipulate, in one move, the top segment of the stack. This can be 
done since the segments are bounded in length. 
Usually, N conducts a simultaneous simulation of the steps M would have 
performed in each of the two configurations now represented. The simulation 
may leave one configuration unchanged if it is in a reading mode while the 
other one is in e-mode. In this case the simulation consumes no input, and an 
e-move is applied to the e-mode. To insure bounded segment sizes N will 
occasionally perform the following steps, depending on the contents of the 
top segment: 
(a) If one track of the top segment becomes empty, the ceiling below 
it is removed and the two topmost segments fused. The indicator pair (X, I1) 
of that ceiling is consulted to decide how to associate the segments. Let 
(U, I1) be the indicator pair of the next ceiling. Then the new indicator pair 
of that ceiling is (U', V'), where 
U' = U i fX=L,  V' = U if Y=L ,  
and 
= V i fX=R;  = V i fY=R.  
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It is easy to verify that this step does not alter the two configurations of M 
now being simulated. 
(b) If each track in the top segment is of length larger than 1, then a 
new ceiling is placed just below the top symbol of each track with indicator 
pair (L, R). (Again, the configurations remain unchanged.) 
(c) If in the top segment one track contains exactly one symbol while 
the other is "long," then N will continue as follows: Instead of going on 
simulating (c 1, c2), the current configurations, N will determine a new 
configuration c~ such that c 1 --- c2 if and only if c I ~ C~ ~- C 2 and continue to 
simulate both (c'~, c2) and (Cl,C~). This is done by nondeterministically 
choosing one of the two pairs. 
In particular N acts as follows: Given the long top segment, a shorter 
stack segment (whose length is at most a constant p) with the same mode 
and indicator is chosen, and N nondeterministically continues to simulate the 
new configuration (obtained when the long top segment is replaced by the 
new shorter segment) against either of the old configurations. Valiant (1974) 
showed the existence of such a replacement configuration and Beeri (1976) 
showed how the shorter eplacement segment is computed from the current 
modes and the top ceiling. The two old configurations are equivalent if and 
only if they are equivalent to the replacement configuration. We refer to this 
nondeterministic step as e-transformation. 
N accepts when both segments are in reading modes exactly one of which 
is accepting. If this simulation can be carried out, then N will accept the 
empty set if and only if the two original configurations are equivalent. The 
only thing that remains to be shown, is that the lengths of stack segments are 
bounded. 
Valiant shows (1974) that there are two cases where a segment may grow 
out of bound (also see Beeri, 1976). 
(i) A decreasing track is emptied causing two segments (in the other 
track) to merge. 
(ii) One track is increasing (quickly) while the other is decreasing too 
slowly to allow a e-transformation. 
It is shown in (Valiant, 1974; Beeri, 1976) that only a bounded amount of 
growth can occur before the minimal order of the two configurations i
increased (both machines make turns, or a similar effect is achieved by a e- 
transformation). Thus, for two finite-turn configurations, the simulation may 
be carried out. 
We would like to adapt this technique to other situations in which the two 
dpdas are not known to be finite-turn. 
643/62/i-3 
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5. EQUIVALENCE OF /~ AND M' 
We use parallel stacking with the following modifications. As long as 3~r is 
in an upstroke, we add ceilings whenever necessary. Whenever M has a stack 
which grows too fast, we carry out the c-transformation as usual. A c- 
transformation yields one pair of 3~t configurations (which_causes no 
problem as M is finite turn) or a pair with one configuration of M and one of 
M' (similar to the original). Whenever M' has a faster growing stack, we 
pad the stack in/fit by placing a dummy symbol just below the top symbol of 
the stack. These dummy symbols will be erased when exposed, leaving the 
state of ~t unaltered. This does not change the 1-turn property of 34. 
When M makes a turn, M' also makes its last turn. From now on, both 
machines are in a downstroke. We can now continue the simulation as usual, 
making e-transformations when necessary. (Note that these do not change 
the modes of the machines, which control the direction of the stack.) 
We have to show that segments cannot grow without bound when an ~t 
configuration in an upstroke and an M' configuration are being simulated. 
(The other cases involve two finite turn configurations and are thus covered 
by Valiant, 1974; Beeri, 1976.) In our case, it is easy to show, by induction, 
that segments in the M' stack being simulated are of size 1 throughout, since 
in both M and ~t no move causes the height of the stack to increase by more 
than 1. Therefore, anytime the M top segment grows beyond p, a c- 
transformation will be applicable and therefore segments of the M stack are 
bounded. 
We have thus proved the following result. 
LEMMA 3. The equivalence of YI and M' is decidable by parallel 
stacking. 
6. EQUIVALENCE OF M AND M' 
We use parallel stacking. At first, M' acts just like M so the stacks grow 
together (and all segments are of size 1). When M' departs from M, it is in 
its final downstroke. For any M configuration c, let h(c) denote the M' 
configuration obtained from it by leaving the stack intact and letting the top 
portion stored in the finite state control be empty. Clearly, if L(c) is regular, 
then e--h(c) (e.g., M' can successfully simulate c). We use this idea to 
devise a new transformation that will be used after every single step of 
simulation when M' is in its final downstroke. If the configurations we 
simulate are e against c', we nondeterministically continue with e against 
h(c) and c' against h(c). Since L(c') is indeed regular, this is a valid 
transformation. Simulation of c' against h(c) causes no problem, since they 
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are both finite turn (we may use c-transformation when needed, etc.)i On the 
other hand, lel = [h(c)l so that applying this as described insures that the 
pairs of M and M' configurations we simulate will never have different 
height. 
To prove termination we note that since the computation of M terminates 
and each transformation step is preceded by the simulation of one step of the 
computation of M, the entire simulation must terminate. This completes the 
proof of our remaining lemma. 
LEMMA 4. The equivalence of M and M' is decidable by parallel 
stacking. 
7. CONCLUSIONS 
The main result now follows. 
THEOREM I. It is decidable whether two dpdas, one of which & linear 
(i.e., 1-turn) are equivalent. 
Proof Follows from Lemmas 2, 3, and 4. II 
Note that we could get a single simulating machine to work as follows: 
First, simulate M and M as described by the algorithm to decide equivalence 
of M' and M. When 3~r makes its turn, and the configurations are c and (, 
nondeterministically continue to check equivalence of c and h(c) and of ( 
and h(c) according to the appropriate algorithm. 
We have obtained a fairly straightforward algorithm to decide the 
equivalence of two dpdas, one of which is 1-turn. It is hoped that the same 
technique may be applicable to other cases, and may perhaps simplify the 
very complicated algorithm that decides equivalence between two dpdas 
when one of them is known to be finite-turn (Greibach and Friedman, 1979; 
Oyamaguchi et al., 1982). 
The algorithm proposed in Oyamaguchi et al. (1982), for example, works 
as follows: Given a dpda M l and a finite-turn dpda M z, the algorithm first 
constructs two finite-turn dpdas _MI and 3~r 2 so that M 1 - -  M 2 if and only if 
21~ 1_= ]14 z. The construction of Mi, i = 1, 2 is rather involved. Mi essentially 
simulates both M~ and M 2 using techniques imilar to parallel stacking. In 
addition 3,I i performs something called B'-transformation, which is a 
nondeterministic move employing new input symbols. The computation of 
2~i is divided into five stages, and the details are quite complex, as is the 
proof that M 1 - m 2 if and only if 34~ -= 3,~r 2. 
The algorithm concludes by checking equivalence of M1 and M2 using the 
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algorithm from Valiant (1974). The algorithm of Greibach and Fr iedman 
(1979) is similar in its complexity. 
A related problem is to decide, for a given dpda, whether the language it 
accepts is 1-turn (i.e., whether there exists a 1-turn dpda equivalent o the 
given dpda). Such subclass containment problems (SCP) are in general at 
least as hard as the equivalence problem for the same class (Fr iedman and 
Greibach, 1978). We conjecture that the SCP for 1-turn languages is 
decidable. A discussion of this conjecture, with some partial results, appears 
in (Itzhaik and Yehudai, 1983). Note that this problem, as well as the 
following two variations on it, become polynomial ly decidable, when M is a 
real time dpda accepting by empty store. Is the language accepted by M a 
deterministic finite-turn language (Itzhaik, 1978; Itzhaik and Yehudai, 
1983)? is it linear context free (Greibach, 1979)? 
RECHVED December 6, 1982; ACCEPTED July 14, 1983 
REFERENCES 
BEERI, C. (1976), An improvement on Valiant's decision procedure for equivalence of deter- 
ministic finite-turn pushdown automata, Theoret. Comput. Sci. 3, 305-320. 
FRIEDMAN, E. P., AND GREIBACH, S. A. (1978), On equivalence and subclass containment 
problems for deterministic context-free languages, Inform. Process. Lett. 7, 287-290. 
GREmACH, S. A. (1979), Linearity is polynomially decidable for realtime pusbdown store 
automata, 42, 27-37. 
GREIBACH, S. A., Anl9 FRIEDMAN, E. P. (1979), Some results on the extended equivalence 
problem for DPDA's, manuscript. 
HARRISON, M. A., HAVEL, I. M., AND YEHUDAI, A. (1979), On equivalence of grammars 
through transformation trees, Theoret. Comput. Sei. 9, 173-205. 
HARRISON, M. A., AND YEHUDAI, A. (1979), A hierarchy of deterministic languages, o r. 
Comput. System Sci. 19, 63-78. 
ITzr~a~n, Y. (1978), Deterministic pushdown automata, Master's thesis, Technion, Israel 
Institute of Technology, June. [Hebrew] 
ITZnAIK, Y., AND YEHUDAI, A. (1981), A decision procedure for the equivalence of two 
dpda's one of which is linear, in "Proceedings of Int. Colloq. Automata Lang. & 
Programming '81, Acre," Lecture Notes in Computer Science Vol. 115, pp. 229-237, 
Springer-Verlag, New York/Berlin. 
ITZrtA~K, Y., AriD YFnUDAX, A. (1983), On containment problems for finite-turn languages, in
"Proceedings of Int. Conf. on Foundation of Computation Theory '83, Borgholim," 
Lecture Notes in Computer Science Vol. 158, pp. 219-231, Springer-Verlag, New 
York/Berlin. 
ITZHAIK, Y., AND YEHUDAI, A. (1982), "Checking Deterministic Languages for the Real Time 
Strict Property, technical report, Tel-Aviv University. 
OYAMAGUCHI, M., IrqAGAKI, Y., AND HOr~DA, N. (1980), The equivalence problem for real- 
time strict deterministic languages, lnform, and Control 45, 90-115. 
OYAMAGOCm, M., INAGAKI, Y., ANO HONDA, N. (1980), On the equivalence problem for two 
dpda's, one of which is real-time, in "Proceedings, IFIP Congress 80, Tokyo, 1980," pp. 
53-57. 
DECIDING DPDA EQUIVALENCE 35 
OYAMAGUCHI, M., INAGAKI, Y., AND HONDA, N. (1981), The equivalence problem for two 
dpda's, one of which is a finite-turn or one-counter machine, J. Comput. System Sci. 23, 
366-382. 
UKKONEN, E. (1980), The equivalence problem for some non-real-time deterministic 
pushdown automata, in "Proceedings of the 12th Annu. ACM Sympos. Theory of Comput. 
STOC Conference" pp. 29-38; (1982), J. Assoc. Comput. Mach. 29, 1166-1181, 
VALIANT, L. G. (1975), Regularity and related problems for deterministic pushdown 
automata, J. Assoc. Comput. Mach. 22, 1-10. 
VALIANT, L. G. (1974), The equivalence problem for deterministic finite-turn pushdown 
automata, Inform. and Control 25, 123-133. 
